View IS61LF12832A_466360.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IS61(64)LF12832A IS64VF12832A IS61(64)LF12836A IS61(64)VF12836A IS61(64)LF25618A IS61(64)VF25618A 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
ISSI
PRELIMINARY INFORMATION AUGUST 2005
(R)
FEATURES
* Internal self-timed write cycle * Individual Byte Write Control and Global Write * Clock controlled, registered address, data and control * Burst sequence control using MODE input * Three chip enable option for simple depth expansion and address pipelining * Common data inputs and data outputs * Auto Power-down during deselect * Single cycle deselect * Snooze MODE for reduced-power standby * Power Supply LF: VDD 3.3V + 5%, VDDQ 3.3V/2.5V + 5% VF: VDD 2.5V -5% +10%, VDDQ 2.5V -5% +10% * JEDEC 100-Pin TQFP, 119-pin PBGA, and 165-pin PBGA packages * Automotive temperature available * Lead-free available
IS64VF12832A, IS61(64)LF/VF12836A and IS61(64)LF/VF25618A are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS61(64)LF12832A is organized as 131,072 words by 32 bits. The IS61(64)LF/VF12836A is organized as 131,072 words by 36 bits. The IS61(64)LF/VF25618A is organized as 262,144 words by 18 bits. Fabricated with ISSI's advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input. Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be one to four bytes wide as controlled by the write control inputs. Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable (BWE) input combined with one or more individual byte write signals (BWx). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the byte write controls. Bursts can be initiated with either ADSP (Address Status Processor) or ADSC (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the ADV (burst address advance) input pin. The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.
DESCRIPTION The ISSI IS61(64)LF12832A,
FAST ACCESS TIME
Symbol tKQ tKC Parameter Clock Access Time Cycle Time Frequency -6.5 6.5 7.5 133 -7.5 7.5 8.5 117 Units ns ns MHz
Copyright (c) 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
1
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
BLOCK DIAGRAM
MODE Q0 A0'
ISSI
(R)
CLK
CLK
BINARY COUNTER
ADV ADSC ADSP CE CLR Q1 A1'
A0, A1 17/18 A D Q 15/16 17/18
128Kx32; 128Kx36; 256Kx18 MEMORY ARRAY
ADDRESS REGISTER
CE CLK 32, 36, or 18 32, 36, or 18
GW BWE BW(a-d) x18: a,b x32/x36: a-d
DQ(a-d) BYTE WRITE REGISTERS
CLK
D
Q
CE CE2 CE2 D Q
2/4/8
ENABLE REGISTER
CE CLK
INPUT REGISTERS
CLK OE
32, 36, or 18 DQa - DQd
OE
2
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
165-PIN BGA
165-Ball, 13x15 mm BGA
ISSI
119-PIN BGA
(R)
119-Ball, 14x22 mm BGA
BOTTOM VIEW BOTTOM VIEW
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
3
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
119 BGA PACKAGE PIN CONFIGURATION
128K X 36 (TOP VIEW)
1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQc DQc VDDQ DQc DQc VDDQ DQd DQd VDDQ DQd DQd NC NC VDDQ 2 A CE2 A DQPc DQc DQc DQc DQc VDD DQd DQd DQd DQd DQPd A NC NC 3 A A A Vss Vss Vss BWc Vss NC Vss BWd Vss Vss Vss MODE A NC 4 ADSP ADSC VDD NC CE OE ADV GW VDD CLK NC BWE A1* A0* VDD A NC 5 A A A Vss Vss Vss BWb Vss NC Vss BWa Vss Vss Vss NC A NC 6 A CE2 A DQPb DQb DQb DQb DQb VDD DQa DQa DQa DQa DQPa A NC NC 7 VDDQ NC NC DQb DQb VDDQ DQb DQb VDDQ DQa DQa VDDQ DQa DQa NC ZZ VDDQ
ISSI
(R)
Note: * A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol A A0, A1 ADV ADSP ADSC GW CLK BWx (x=a-d) BWE Pin Name Address Inputs Synchronous Burst Address Inputs Synchronous Burst Address Advance Address Status Processor Address Status Controller Global Write Enable Synchronous Clock Synchronous Byte Write Controls Byte Write Enable Symbol OE ZZ MODE NC DQa-DQd DQPa-Pd VDD VDDQ Vss Pin Name Output Enable Power Sleep Mode Burst Sequence Selection No Connect Data Inputs/Outputs Output Power Supply Power Supply Output Power Supply Ground
CE, CE2, CE2 Synchronous Chip Select
4
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
119 BGA PACKAGE PIN CONFIGURATION
256KX18 (TOP VIEW)
1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQb NC VDDQ NC DQb VDDQ NC DQb VDDQ DQb NC NC NC VDDQ 2 A CE2 A NC DQb NC DQb NC VDD DQb NC DQb NC DQPb A A NC 3 A A A Vss Vss Vss BWb Vss NC Vss Vss Vss Vss Vss MODE A NC 4 ADSP ADSC VDD NC CE OE ADV GW VDD CLK NC BWE A1* A0* VDD NC NC 5 A A A Vss Vss Vss Vss Vss NC Vss BWa Vss Vss Vss NC A NC 6 A CE2 A DQPa NC DQa NC DQa VDD NC DQa NC DQa NC A A NC 7 VDDQ NC NC NC DQa VDDQ DQa NC VDDQ DQa NC VDDQ NC DQa NC ZZ VDDQ
ISSI
(R)
Note: * A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol A A0, A1 ADV ADSP ADSC GW CLK CE, CE2, CE2 BWx (x=a,b) BWE Pin Name Address Inputs Synchronous Burst Address Inputs Synchronous Burst Address Advance Address Status Processor Address Status Controller Global Write Enable Synchronous Clock Synchronous Chip Select Synchronous Byte Write Controls Byte Write Enable Symbol OE ZZ MODE NC DQa-DQb DQPa-Pb VDD VDDQ Vss Pin Name Output Enable Power Sleep Mode Burst Sequence Selection No Connect Data Inputs/Outputs Output Power Supply Power Supply Output Power Supply Ground
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
5
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
ISSI
9 ADV ADSP VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 10 A A NC DQb DQb DQb DQb NC DQa DQa DQa DQa NC A A 11 NC NC DQPb DQb DQb DQb DQb ZZ DQa DQa DQa DQa DQPa NC A
(R)
165 PBGA PACKAGE PIN CONFIGURATION
128K X 36 (TOP VIEW)
1 A B C D E F G H J K L M N P R NC NC DQPc DQc DQc DQc DQc NC DQd DQd DQd DQd DQPd NC MODE 2 A A NC DQc DQc DQc DQc NC DQd DQd DQd DQd NC NC NC 3 CE CE2 VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 4 BWc BWd Vss VDD VDD VDD VDD VDD VDD VDD VDD VDD Vss A A 5 BWb BWa Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC NC NC 6 CE2 CLK Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC A1* A0* 7 BWE GW Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC NC NC 8 ADSC OE Vss VDD VDD VDD VDD VDD VDD VDD VDD VDD Vss A A
Note: * A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol A A0, A1 ADV ADSP ADSC GW CLK CE, CE2, CE2 Pin Name Address Inputs Synchronous Burst Address Inputs Synchronous Burst Address Advance Address Status Processor Address Status Controller Global Write Enable Synchronous Clock Synchronous Chip Select Symbol BWE OE ZZ MODE NC DQx DQPx VDD VDDQ
Vss
Pin Name Byte Write Enable Output Enable Power Sleep Mode Burst Sequence Selection No Connect Data Inputs/Outputs Data Inputs/Outputs 3.3V/2.5V Power Supply
Isolated Output Power Supply 3.3V/2.5V Ground
BWx (x=a,b,c,d) Synchronous Byte Write Controls
6
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
165 PBGA PACKAGE PIN CONFIGURATION
256K X 18 (TOP VIEW)
1 A B C D E F G H J K L M N P R NC NC NC NC NC NC NC NC DQb DQb DQb DQb DQPb NC MODE 2 A A NC DQb DQb DQb DQb NC NC NC NC NC NC NC NC 3 CE CE2 VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 4 BWb NC Vss VDD VDD VDD VDD VDD VDD VDD VDD VDD Vss A A 5 NC BWa Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC NC NC 6 CE2 CLK Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC A1* A0* 7 BWE GW Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss NC NC NC 8 ADSC OE Vss VDD VDD VDD VDD VDD VDD VDD VDD VDD Vss A A 9 ADV ADSP VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 10 A A NC NC NC NC NC NC DQa DQa DQa DQa NC A A
ISSI
11 A NC DQPa DQa DQa DQa DQa ZZ NC NC NC NC NC NC A
(R)
Note: * A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol A A0, A1 ADV ADSP ADSC GW CLK CE, CE2, CE2 BWx (x=a,b) Pin Name Address Inputs Synchronous Burst Address Inputs Synchronous Burst Address Advance Address Status Processor Address Status Controller Global Write Enable Synchronous Clock Synchronous Chip Select Synchronous Byte Write Controls Symbol BWE OE ZZ MODE NC DQx DQPx VDD VDDQ
Vss
Pin Name Byte Write Enable Output Enable Power Sleep Mode Burst Sequence Selection No Connect Data Inputs/Outputs Data Inputs/Outputs 3.3V/2.5V Power Supply
Isolated Output Power Supply 3.3V/2.5V Ground
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
7
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
PIN CONFIGURATION 100-PIN TQFP (128K x 36)
A A CE CE2 BWd BWc BWb BWa CE2 VDD VSS CLK GW BWE OE ADSC ADSP ADV A A
ISSI
(R)
100-PIN TQFP (128K x 32)
A A CE CE2 BWd BWc BWb BWa CE2 VDD VSS CLK GW BWE OE ADSC ADSP ADV A A
DQPc
DQc DQc VDDQ VSS DQc DQc DQc DQc VSS VDDQ DQc DQc NC VDD NC VSS DQd DQd VDDQ VSS DQd DQd DQd DQd VSS VDDQ DQd DQd DQPd
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 1 80 2 79 3 78 4 77 5 76 6 75 7 74 73 8 72 9 71 10 70 11 69 12 68 13 67 14 66 15 65 16 64 17 63 18 62 19 61 20 60 21 59 22 58 23 57 24 56 25 55 26 54 27 53 28 52 29 51 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
DQPb DQb DQb VDDQ VSS DQb DQb DQb DQb VSS VDDQ DQb DQb VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa DQa DQa VSS VDDQ DQa DQa DQPa
NC DQc DQc VDDQ VSS DQc DQc DQc DQc VSS VDDQ DQc DQc NC VDD NC VSS DQd DQd VDDQ VSS DQd DQd DQd DQd VSS VDDQ DQd DQd NC
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 1 80 2 79 3 78 4 77 5 76 6 75 74 7 73 8 72 9 71 10 70 11 69 12 68 13 67 14 66 15 65 16 64 17 63 18 62 19 61 20 60 21 59 22 58 23 57 24 56 25 55 26 54 27 53 28 52 29 51 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
MODE A A A A A1 A0 NC NC VSS VDD NC NC A A A A A A A
NC DQb DQb VDDQ VSS DQb DQb DQb DQb VSS VDDQ DQb DQb VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa DQa DQa VSS VDDQ DQa DQa NC
MODE A A A A A1 A0 NC NC VSS VDD NC NC A A A A A A A
(3 Chip-Enable option)
(3 Chip-Enable option)
PIN DESCRIPTIONS
A0, A1 Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus. Synchronous Address Inputs Synchronous Controller Address Status Synchronous Processor Address Status Synchronous Burst Address Advance Synchronous Byte Write Enable Synchronous Byte Write Enable DQa-DQd DQPa-DQPd GW MODE OE VDD VDDQ Vss ZZ Synchronous Data Input/Output Parity Data Input/Output Synchronous Global Write Enable Burst Sequence Mode Selection Output Enable 3.3V/2.5V Power Supply Isolated Output Buffer Supply: 3.3V/2.5V Ground Snooze Enable
A ADSC ADSP ADV BWa-BWd BWE
CE, CE2, CE2 Synchronous Chip Enable CLK Synchronous Clock
8
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
PIN CONFIGURATION 100-PIN TQFP (256K x 18)
A A CE CE2 NC NC BWb BWa CE2 VDD VSS CLK GW BWE OE ADSC ADSP ADV A A
ISSI
(R)
NC NC NC VDDQ VSS NC NC DQb DQb VSS VDDQ DQb DQb NC VDD NC VSS DQb DQb VDDQ VSS DQb DQb DQPb NC VSS VDDQ NC NC NC
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 1 79 2 78 3 77 4 76 5 75 6 74 7 73 8 72 9 71 10 70 11 69 12 13 68 14 67 15 66 16 65 17 64 18 63 19 62 20 61 21 60 22 59 23 58 24 57 25 56 26 55 27 54 28 53 29 52 30 51 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
A NC NC VDDQ VSS NC DQPa DQa DQa VSS VDDQ DQa DQa VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa NC NC VSS VDDQ NC NC NC
PIN DESCRIPTIONS
A0, A1 Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus. Synchronous Address Inputs Synchronous Controller Address Status Synchronous Processor Address Status Synchronous Burst Address Advance Synchronous Byte Write Enable Synchronous Byte Write Enable Synchronous Clock Synchronous Data Input/Output DQPa-DQPb GW MODE OE VDD VDDQ Vss ZZ Parity Data I/O; DQPa is parity for DQa1-8; DQPb is parity for DQb1-8 Synchronous Global Write Enable Burst Sequence Mode Selection Output Enable 3.3V/2.5V Power Supply Isolated Output Buffer Supply: 3.3V/2.5V Ground Snooze Enable
A ADSC ADSP ADV BWa-BWb BWE CLK DQa-DQb
CE, CE2, CE2 Synchronous Chip Enable
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
MODE A A A A A1 A0 NC NC VSS VDD NC NC A A A A A A A
(3 Chip-Enable Option)
9
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
TRUTH TABLE(1-8)
OPERATION Deselect Cycle, Power-Down Deselect Cycle, Power-Down Deselect Cycle, Power-Down Deselect Cycle, Power-Down Deselect Cycle, Power-Down Snooze Mode, Power-Down Read Cycle, Begin Burst Read Cycle, Begin Burst Write Cycle, Begin Burst Read Cycle, Begin Burst Read Cycle, Begin Burst Read Cycle, Continue Burst Read Cycle, Continue Burst Read Cycle, Continue Burst Read Cycle, Continue Burst Write Cycle, Continue Burst Write Cycle, Continue Burst Read Cycle, Suspend Burst Read Cycle, Suspend Burst Read Cycle, Suspend Burst Read Cycle, Suspend Burst Write Cycle, Suspend Burst Write Cycle, Suspend Burst ADDRESS CE None None None None None None External External External External External Next Next Next Next Next Next Current Current Current Current Current Current H L L L L X L L L L L X X H H X H X X H H X H CE2 X X H X H X L L L L L X X X X X X X X X X X X CE2 X L X L X X H H H H H X X X X X X X X X X X X ZZ ADSP ADSC ADV WRITE OE L L L L L H L L L L L L L L L L L L L L L L L X L L H H X L L H H H H H X X H X H H X X H X L X X L L X X X L L L H H H H H H H H H H H H X X X X X X X X X X X L L L L L L H H H H H H X X X X X X X X L H H H H H H L L H H H H L L X X X X X X L H X L H L H L H X X L H L H X X
ISSI
CLK L-H L-H L-H L-H L-H X L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H DQ High-Z High-Z High-Z High-Z High-Z High-Z Q High-Z D Q High-Z Q High-Z Q High-Z D D Q High-Z Q High-Z D D
(R)
NOTE: 1. X means "Don't Care." H means logic HIGH. L means logic LOW. 2. For WRITE, L means one or more byte write enable signals (BWa-d) and BWE are LOW or GW is LOW. WRITE = H for all BWx, BWE, GW HIGH. 3. BWa enables WRITEs to DQa's and DQPa. BWb enables WRITEs to DQb's and DQPb. BWc enables WRITEs to DQc's and DQPc. BWd enables WRITEs to DQd's and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are available on the x36 version. 4. All inputs except OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK. 5. Wait states are inserted by suspending burst. 6. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH during the input data hold time. 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up. 8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.
PARTIAL TRUTH TABLE
Function Read Read Write Byte 1 Write All Bytes Write All Bytes 10 GW H H H H L BWE H L L L X BWa X H L L X BWb X H H L X BWc X H H L X BWd X H H L X
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
INTERLEAVED BURST ADDRESS TABLE (MODE = VDD or No Connect)
External Address A1 A0 00 01 10 11 1st Burst Address A1 A0 01 00 11 10 2nd Burst Address A1 A0 10 11 00 01 3rd Burst Address A1 A0 11 10 01 00
ISSI
(R)
LINEAR BURST ADDRESS TABLE (MODE = VSS)
0,0
A1', A0' = 1,1
0,1
1,0
ABSOLUTE MAXIMUM RATINGS(1)
Symbol TSTG PD IOUT VIN, VOUT VIN VDD Parameter Storage Temperature Power Dissipation Output Current (per I/O) Voltage Relative to Vss for I/O Pins Voltage Relative to Vss for for Address and Control Inputs Voltage on VDD Supply Relative to Vss Value Unit -55 to +150 C 1.6 W 100 mA -0.5 to VDDQ + 0.5 V -0.5 to VDD + 0.5 V -0.5 to 4.6 V
Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
11
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
ISSI
(R)
OPERATING RANGE (IS61/64LFxxxxx)
Range Commercial Industrial Automotive Ambient Temperature 0C to +70C -40C to +85C -40C to +125C VDD 3.3V 5% 3.3V 5% 3.3V 5% VDDQ 3.3V/2.5V 5% 3.3V/2.5V 5% 3.3V/2.5V 5%
OPERATING RANGE (IS61/64VFxxxxx)
Range Commercial Industrial Automotive Ambient Temperature 0C to +70C -40C to +85C -40C to +125C VDD 2.5V -5% +10% 2.5V -5% +10% 2.5V -5% +10% VDDQ 2.5V -5% +10% 2.5V -5% +10% 2.5V -5% +10%
DC ELECTRICAL CHARACTERISTICS (Over Operating Range)
3.3V Symbol VOH VOL VIH VIL ILI ILO Parameter Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Leakage Current VSS VIN VDD(1) VSS VOUT VDDQ, OE = VIH Test Conditions IOH = -4.0 mA (3.3V) IOH = -1.0 mA (2.5V) IOL = 8.0 mA (3.3V) IOL = 1.0 mA (2.5V) Min. 2.4 -- 2.0 -0.3 -5 -5 Max. -- 0.4 VDD + 0.3 0.8 5 5 Min. 2.0 -- 1.7 -0.3 -5 -5 2.5V Max. -- 0.4 VDD + 0.3 0.7 5 5 Unit V V V V A A
12
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)
6.5 MAX x18 x32/x36 175 180 190 120 90 100 120 70 75 90 40 30 35 45 25 30 35 45 30 35 45 25 90 100 120 70 75 90 90 100 120 70 75 90 40 175 180 190
ISSI
7.5 MAX x18 x32/x36 155 160 175 110 90 100 120 70 75 90 30 35 45 mA 155 160 175 Unit mA
(R)
Symbol Parameter ICC AC Operating Supply Current
Test Conditions
Temp. range Com. Ind. AUTO. typ.(2) Com. Ind. Auto. Com. Ind. Auto. typ. Com. Ind. Auto. typ.
Device Selected, OE = VIH, ZZ VIL, All Inputs 0.2V or VDD - 0.2V, Cycle Time tKC min. Device Deselected, VDD = Max., All Inputs VIL or VIH, ZZ VIL, f = Max. Device Deselected, VDD = Max., VIN VSS + 0.2V or VDD - 0.2V f=0 ZZ>VIH
ISB
Standby Current TTL Input
ISBI
Standby Current CMOS Input
mA
ISB2
Sleep Mode
mA
Note: 1. MODE pin has an internal pullup and should be tied to VDD or VSS. It exhibits 100 A maximum leakage current when tied to VSS + 0.2V or VDD - 0.2V. 2. Typical values are measured at VDD = 3.3V, TA = 25oC and not 100% tested.
CAPACITANCE(1,2)
Symbol CIN COUT Parameter Input Capacitance Input/Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 6 8 Unit pF pF
Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: TA = 25C, f = 1 MHz, VDD = 3.3V.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
13
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
3.3V I/O AC TEST CONDITIONS
Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load Unit 0V to 3.0V 1.5 ns 1.5V See Figures 1 and 2
ISSI
(R)
AC TEST LOADS
317
ZO = 50 OUTPUT
3.3V
50
OUTPUT 5 pF Including jig and scope
Figure 2
351
1.5V
Figure 1
14
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
2.5V I/O AC TEST CONDITIONS
Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load Unit 0V to 2.5V 1.5 ns 1.25V See Figures 3 and 4
ISSI
(R)
2.5V I/O OUTPUT LOAD EQUIVALENT
1,667
ZO = 50 OUTPUT
+2.5V
OUTPUT
50
1,538
1.25V
5 pF Including jig and scope
Figure 3
Figure 4
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
15
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
READ/WRITE CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)
Symbol fmax tKC tKH tKL tKQ tKQX
(2) (2,3) (2,3)
ISSI
Unit MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns cyc cyc 117 -- -- -- 7.5 -- -- 4.0 3.4 -- -- 3.5 -- -- -- -- -- -- -- -- -- -- 2 2
(R)
Parameter Clock Frequency Cycle Time Clock High Time Clock Low Time Clock Access Time Clock High to Output Invalid Clock High to Output Low-Z Clock High to Output High-Z Output Enable to Output Valid Output Enable to Output Invalid Output Enable to Output Low-Z Output Disable to Output High-Z Address Setup Time Read/Write Setup Time Chip Enable Setup Time Address Advance Setup Time Data Setup Time Address Hold Time Write Hold Time Chip Enable Hold Time Address Advance Hold Time Data Hold Time ZZ High to Power Down ZZ Low to Power Down
6.5 Min. Max. -- 7.5 2.2 2.2 -- 2.5 2.5 -- -- 2.5 0 -- 1.5 1.5 1.5 1.5 1.5 0.5 0.5 0.5 0.5 0.5 -- -- 133 -- -- -- 6.5 -- -- 3.8 3.2 -- -- 3.5 -- -- -- -- -- -- -- -- -- -- 2 2
7.5 Min. Max. -- 8.5 2.5 2.5 -- 2.5 2.5 -- -- 2.5 0 -- 1.5 1.5 1.5 1.5 1.5 0.5 0.5 0.5 0.5 0.5 -- --
tKQLZ tOEQ
tKQHZ
tOEQX tOELZ tAS tWS tCES tAVS tDS tAH tWH tCEH tAVH tDH tPDS tPUS Notes: tOEHZ
(2)
(2,3) (2,3)
1. Configuration signal MODE is static and must not change during normal operation. 2. Guaranteed but not 100% tested. This parameter is periodically sampled. 3. Tested with load in Figure 2.
16
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
READ/WRITE CYCLE TIMING
tKC
ISSI
(R)
CLK
tSS tSH tKH tKL
ADSP is blocked by CE inactive
ADSP
tSS tSH
ADSC
ADV
tAS tAH
Address
RD1
tWS tWH
WR1
RD2
RD3
GW
tWS tWH
BWE
tWS tWH
BWd-BWa
tCES tCEH
WR1 CE Masks ADSP
CE
tCES tCEH
CE2 and CE2 only sampled with ADSP or ADSC
CE2
tCES tCEH
Unselected with CE2
CE2
tOEHZ
OE
tOEQX tKQ tKQ tKQX
DATAOUT
High-Z
tKQLZ tKQ
1a
tKQX tKQHZ
2a
2b
tKQX
2c
2d
tKQHZ
DATAIN
High-Z
tDS
1a
tDH
Single Read Flow-through
Single Write
Burst Read
Unselected
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
17
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
WRITE CYCLE TIMING
tKC
ISSI
(R)
CLK
tSS tSH tKH tKL
ADSP is blocked by CE1 inactive
ADSP ADSC initiate Write ADSC ADV must be inactive for ADSP Write tAVS ADV
tAS tAH tAVH
Address
WR1
tWS tWH
WR2
WR3
GW
tWS tWH
BWE
tWS tWH tWS tWH
BWd-BWa
tCES tCEH
WR1
WR2 CE1 Masks ADSP
WR3
CE
tCES tCEH
CE2 and CE3 only sampled with ADSP or ADSC
Unselected with CE2
CE2
tCES tCEH
CE2
OE
DATAOUT
High-Z
tDS tDH
DATAIN
High-Z
1a
BW4-BW1 only are applied to first cycle of WR2 2a 2b 2c 2d
3a
Single Write
Burst Write
Write
Unselected
18
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
SNOOZE MODE ELECTRICAL CHARACTERISTICS
Symbol ISB2 tPDS tPUS tZZI tRZZI Parameter Current during SNOOZE MODE ZZ active to input ignored ZZ inactive to input sampled ZZ active to SNOOZE current ZZ inactive to exit SNOOZE current Conditions ZZ Vih Min. -- -- 2 -- 0 Max. 60 2 -- 2 --
ISSI
Unit mA cycle cycle cycle ns
(R)
SNOOZE MODE TIMING
CLK
tPDS ZZ setup cycle tPUS ZZ recovery cycle
ZZ
tZZI
Isupply
ISB2 tRZZI
All Inputs (except ZZ)
Deselect or Read Only
Deselect or Read Only Normal operation cycle
Outputs (Q)
High-Z Don't Care
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
19
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
ORDERING INFORMATION (VDD = 3.3V/VDDQ = 2.5V/3.3V) Commercial Range: 0C to +70C
Configuration 128Kx32 Access Time 6.5 Order Part Number IS61LF12832A-6.5TQ IS61LF12832A-6.5B2 IS61LF12832A-6.5B3 IS61LF12832A-7.5TQ IS61LF12832A-7.5B2 IS61LF12832A-7.5B3 128Kx36 6.5 IS61LF12836A-6.5TQ IS61LF12836A-6.5B2 IS61LF12836A-6.5B3 IS61LF12836A-7.5TQ IS61LF12836A-7.5B2 IS61LF12836A-7.5B3 256Kx18 6.5 IS61LF25618A-6.5TQ IS61LF25618A-6.5B2 IS61LF25618A-6.5B3 IS61LF25618A-7.5TQ IS61LF25618A-7.5B2 IS61LF25618A-7.5B3 Package 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA
ISSI
(R)
128Kx32
7.5
128Kx36
7.5
256Kx18
7.5
20
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
ORDERING INFORMATION (VDD = 3.3V/VDDQ = 2.5V/3.3V) Industrial Range: -40C to +85C
Configuration 128Kx32 Access Time 6.5 Order Part Number IS61LF12832A-6.5TQI IS61LF12832A-6.5B2I IS61LF12832A-6.5B3I IS61LF12832A-7.5TQI IS61LF12832A-7.5TQLI IS61LF12832A-7.5B2I IS61LF12832A-7.5B3I 128Kx36 6.5 IS61LF12836A-6.5TQI IS61LF12836A-6.5B2I IS61LF12836A-6.5B3I IS61LF12836A-7.5TQI IS61LF12836A-7.5TQLI IS61LF12836A-7.5B2I IS61LF12836A-7.5B3I 256Kx18 6.5 IS61LF25618A-6.5TQI IS61LF25618A-6.5B2I IS61LF25618A-6.5B3I IS61LF25618A-7.5TQI IS61LF25618A-7.5TQLI IS61LF25618A-7.5B2I IS61LF25618A-7.5B3I Package 100 TQFP 119 PBGA 165 PBGA
ISSI
(R)
128Kx32
7.5
100 TQFP 100 TQFP, Lead-free 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 100 TQFP, Lead-free 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 100 TQFP, Lead-free 119 PBGA 165 PBGA
128Kx36
7.5
256Kx18
7.5
Automotive Range: -40C to +125C
Configuration 128Kx32 128Kx36 256Kx18 Access Time 7.5 7.5 7.5 Order Part Number IS64LF12832A-7.5TQA3 IS64LF12832A-7.5TQLA3 IS64LF12836A-7.5TQA3 IS64LF25618A-7.5TQA3 Package 100 TQFP 100 TQFP, Lead-free 100 TQFP 100 TQFP
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
21
IS61(64)LF12832A, IS61(64)LF12836A, IS61(64)LF25618A IS64VF12832A, IS61(64)VF12836A, IS61(64)VF25618A
ORDERING INFORMATION (VDD = 2.5V /VDDQ = 2.5V) Commercial Range: 0C to +70C
Configuration 128Kx36 Access Time 6.5 Order Part Number IS61VF12836A-6.5TQ IS61VF12836A-6.5B2 IS61VF12836A-6.5B3 IS61VF12836A-7.5TQ IS61VF12836A-7.5B2 IS61VF12836A-7.5B3 256Kx18 6.5 IS61VF25618A-6.5TQ IS61VF25618A-6.5B2 IS61VF25618A-6.5B3 IS61VF25618A-7.5TQ IS61VF25618A-7.5B2 IS61VF25618A-7.5B3 Package 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA
ISSI
(R)
128Kx36
7.5
256Kx18
7.5
Industrial Range: -40C to +85C
Configuration 128Kx36 Access Time 6.5 Order Part Number IS61VF12836A-6.5TQI IS61VF12836A-6.5B2I IS61VF12836A-6.5B3I IS61VF12836A-7.5TQI IS61VF12836A-7.5B2I IS61VF12836A-7.5B3I IS61VF25618A-6.5TQI IS61VF25618A-6.5B2I IS61VF25618A-6.5B3I IS61VF25618A-7.5TQI IS61VF25618A-7.5B2I IS61VF25618A-7.5B3I Package 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA 100 TQFP 119 PBGA 165 PBGA
128Kx36
7.5
256Kx18
6.5
256Kx18
7.5
Automotive Range: -40C to +125C
Configuration 128Kx32 128Kx36 256Kx18 Access Time 7.5 7.5 7.5 Order Part Number IS64VF12832A-7.5TQLA3 IS64VF12836A-7.5TQA3 IS64VF25618A-7.5TQA3 Package 100 TQFP, Lead-free 100 TQFP 100 TQFP
22
Integrated Silicon Solution, Inc. -- 1-800-379-4774
Rev. 00A 08/11/05
PACKAGING INFORMATION
Plastic Ball Grid Array Package Code: B (119-pin)
ISSI
b (119X)
7 6 5 4 32 1 A B C D E F G H J K L M N P R T U
(R)
E
A
30
D
D2
D1
e
A2 E2 A3 A1
E1
A4
SEATING PLANE
MILLIMETERS Sym.
N0. Leads A A1 A2 A3 A4 b D D1 D2 E E1 E2 e -- 0.50 0.80 1.30 0.60 21.80 19.40 13.80 11.90
INCHES Min. Max.
Notes:
Min.
119
Max.
2.41 0.70 1.00 1.70 0.90 22.20 19.60 14.20 12.10
-- 0.020 0.032 0.051 0.024 0.858 0.764 0.543 0.469
0.095 0.028 0.039 0.067 0.035 0.874 0.772 0.559 0.476
1. Controlling dimension: millimeters, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D1 and E do not include mold flash protrusion and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.
0.56 BSC
0.022 BSC
20.32 BSC
0.800 BSC
7.62 BSC 1.27 BSC
0.300 BSC 0.050 BSC
Copyright (c) 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 02/12/03
PACKAGING INFORMATION
Ball Grid Array Package Code: B (165-pin)
TOP VIEW
A1 CORNER 1
A B C D E F G H J K L M N P R
b (165X)
ISSI
BOTTOM VIEW
A1 CORNER 9 8 7 6 5 4 3 2 1
A B C D
(R)
2
3
4
5
6
7
8
9
10
11
11 10
e
E F G
D D1
H J K L M N P R
e E1 E A2 A1 A
BGA - 13mm x 15mm
MILLIMETERS Sym.
N0. Leads A A1 A2 D D1 E E1 e b -- 0.25 -- 14.90 13.90 12.90 9.90 -- 0.40
INCHES Min. Nom. Max.
165
Notes: 1. Controlling dimensions are in millimeters.
Min.
Nom. Max.
165 -- 0.33 0.79 15.00 14.00 13.00 10.00 1.20 0.40 -- 15.10 14.10 13.10 10.10 -- 0.50
-- 0.010 -- 0.587 0.547 0.508 0.390 -- 0.016
-- 0.031 0.591 0.551 0.512 0.394 0.039 0.018
0.047 -- 0.594 0.555 0.516 0.398 -- 0.020
0.013 0.016
1.00
0.45
Copyright (c) 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. A 06/11/03
PACKAGING INFORMATION
TQFP (Thin Quad Flat Pack Package) Package Code: TQ
ISSI
D D1
(R)
E
E1
N
1
C e SEATING PLANE
L1 L
A2 A1 b
A
Millimeters Symbol Min Max Ref. Std. No. Leads (N) 100 A -- 1.60 -- 0.063 A1 0.05 0.15 0.002 0.006 A2 1.35 1.45 0.053 0.057 b 0.22 0.38 0.009 0.015 D 21.90 22.10 0.862 0.870 D1 19.90 20.10 0.783 0.791 E 15.90 16.10 0.626 0.634 E1 13.90 14.10 0.547 0.555 e 0.65 BSC 0.026 BSC L 0.45 0.75 0.018 0.030 L1 1.00 REF. 0.039 REF. C 0o 7o 0o 7o
Thin Quad Flat Pack (TQ) Inches Millimeters Min Max Min Max 128 -- 1.60 0.05 0.15 1.35 1.45 0.17 0.27 21.80 22.20 19.90 20.10 15.80 16.20 13.90 14.10 0.50 BSC 0.45 0.75 1.00 REF. 0o 7o
Inches Min Max
-- 0.063 0.002 0.006 0.053 0.057 0.007 0.011 0.858 0.874 0.783 0.791 0.622 0.638 0.547 0.555 0.020 BSC 0.018 0.030 0.039 REF. 0o 7o
Notes: 1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982. 2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-. 3. Controlling dimension: millimeters.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PK13197LQ Rev. D 05/08/03

▲Up To Search▲

Price & Availability of IS61LF12832A

	To Download IS61LF12832A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .